The documentation and process conversion measures necessary to comply with this revision shall be completed by 26 August 2016.

INCH-POUND

MIL-PRF-19500/673C 26 May 2016 SUPERSEDING MIL-PRF-19500/673B 19 August 2010

PERFORMANCE SPECIFICATION SHEET

* TRANSISTOR, FIELD EFFECT, RADIATION HARDENED N-CHANNEL, SILICON, ENCAPSULATED (SURFACE MOUNT AND CARRIER BOARD PACKAGES), TYPES 2N7468 AND 2N7469 JANTXVR, F, G AND H AND JANSR, F, G AND H

This specification is approved for use by all Departments and Agencies of the Department of Defense.

The requirements for acquiring the product described herein shall consist of this specification sheet and MIL-PRF-19500.

1. SCOPE

- * 1.1 <u>Scope</u>. This specification covers the performance requirements for an N-channel, enhancement-mode, MOSFET, radiation hardened (total dose and single event effects (SEE)), power transistor. Two levels of product assurance (JANTXV and JANS) are provided for each encapsulated device, with avalanche energy maximum rating (E_{AS}) and maximum avalanche current (I_{AS}). Provisions for radiation hardness assurance (RHA) to four radiation levels ("R", "F", "G" and "H") are provided for JANS and JANTXV product assurance levels.
- * 1.2 <u>Package outlines</u>. The device package outlines are as follows: TO-276AC in accordance with figure 1, TO-276AC with lead option (U2L) in accordance with figure 2, and TO-276AC with carrier board option (U2S) in accordance with figure 3 for all encapsulated device types.
- * 1.3 Maximum ratings. $T_A = +25^{\circ}C$, unless otherwise specified.

Type (1)	P _T (2) T _C = +25°C	P _T T _A = +25°C	R _{0JC} (3)	R ₀ J Carrier U2S	R ₀ J Lid U2L (4)	V _{DS}	V_{DG}	V_{GS}	I _{D1} (5) (6) T _C =+25°C	I _{D2} (5) (6) T _C = +100°C	Is	I _{DM} (5)	T_{J} and T_{STG}
	W	W	°C/W	°C/W	<u>°C/W</u>	V dc	V dc	V dc	A dc	A dc	A dc	A (pk)	<u>°C</u> -55
2N7468U2 2N7469U2	250 250	2.5 2.5	0.50 0.50	1.50 1.50	10 10	60 100	60 100	<u>+</u> 20 <u>+</u> 20	75 75	75 69	75 75	300 300	to +150

- * (1) Electrical characteristics for the "U2L" and "U2S" suffix devices are identical to the non-suffix devices unless otherwise noted.
 - (2) Derate linearly 2.0 W/ $^{\circ}$ C for T_C > +25 $^{\circ}$ C.
 - (3) See figure 4 thermal impedance curves.
- (4) The Thermal resistance is applicable for mounting methods where a heatsink is attached to the lid for U2L suffix devices
 - (5) The following formula derives the maximum theoretical I_D limit. I_D is limited by package design:

$$I_{D} = \sqrt{\frac{T_{JM} - T_{C}}{\left(R_{\theta JC}\right) x \left(R_{DS}(\text{ on }) \text{ at } T_{JM}\right)}}$$

(6) See figure 5 for maximum drain current graphs.

Comments, suggestions, or questions on this document should be addressed to DLA Land and Maritime, ATTN: VAC, P.O. Box 3990, Columbus, OH 43218-3990, or emailed to Semiconductor@dla.mil. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at https://assist.dla.mil.


AMSC N/A FSC 5961



* 1.4 Primary electrical characteristics at $T_C = +25$ °C.

Туре	$\begin{array}{c c} \text{Min } V_{(BR)DSS} & V_{GS(TH)1} \\ V_{GS} = 0 & V_{DS} \ge V_{GS} \\ I_{D} = 1.0 \text{ mA} & I_{D} = 1.0 \text{ mA} \end{array}$		$Max I_{DSS1}$ $V_{GS} = 0$	Max $r_{DS(on)}$ (2) $V_{GS} = 12 \text{ V}, I_D = I_{D2}$		E _{AS}
(1)	I _D = 1.0mA dc	dc	V _{DS} = 80 percent of rated V _{DS}	T _J = +25°C	T _J = +150°C	
	V dc	<u>V dc</u> Min Max	μA dc	Ω	Ω	mJ
2N7468U2	60	2.0 4.0	10	0.0056	0.0125	500
2N7469U2	100	2.0 4.0	10	0.012	0.021	363

- * (1) Electrical characteristics for the "U2L" and "U2S" suffix devices are identical to the non-suffix devices unless otherwise noted.
- * (2) Pulsed (see 4.5.1).
- 1.5 <u>Part or Identifying Number (PIN)</u>. The PIN is in accordance with MIL-PRF-19500, and as specified herein. See 6.5 for PIN construction example and 6.6 for a list of available PINs.
- 1.5.1 <u>JAN certification mark and quality level for encapsulated devices</u>. The quality level designators for encapsulated devices that are applicable for this specification sheet from the lowest to the highest level are as follows: "JANTXV" and "JANS".
- 1.5.2 <u>Radiation hardness assurance (RHA) designator</u>. The RHA levels that are applicable for this specification sheet from lowest to highest are as follows: "R", "F", "G", and "H".
- 1.5.3 <u>Device type</u>. The designation system for the device types of transistors covered by this specification sheet are as follows.
- 1.5.3.1 <u>First number and first letter symbols</u>. The transistors of this specification sheet use the first number and letter symbols "2N".
- 1.5.3.2 <u>Second number symbols</u>. The second number symbols for the transistors covered by this specification sheet are as follows: "7468" and "7469".
- * 1.5.3.3 <u>Suffix letters</u>. The suffix letters "U2" are used on devices that are packaged in the TO-276AC package of figure 1. The suffix letters "U2L" are used on devices that are packaged in the SMD2 TO-276AC package and have additional flat leads added, see figure 2. The suffix letters "U2S" are used on devices that are packaged in the SMD2 TO-276AC package mounted to a carrier board, see figure 3.
 - 1.5.4 Lead finish. The lead finishes applicable to this specification sheet are listed on QPDSIS-19500.




Symbol		Dimens	sions		
	Inc	ches	Millimeters		
	Min	Max	Min	Max	
BL	.685	.695	17.40	17.65	
BW	.520	.530	13.21	13.46	
CH		.142		3.61	
LH	.010	.020	0.26	0.51	
LW1	.435	.445	11.05	11.30	
LW2	.135	.145	3.43	3.68	
LL1	.470	.480	11.94	12.19	
LL2	.152	.162	3.86	4.11	
LS1	.240	BSC	6.10	BSC	
LS2	.120	BSC	3.05 BSC		
Q1	.035		0.89		
Q2	.050		1.27		
TERM 1	Drain	•	•	·	
TERM 2	Gate				
TERM 3	Source				

NOTES:

- 1. Dimensions are in inches.
- 2. Millimeters are given for information only.
- 3. The lid shall be electrically isolated from the drain, gate and source.
- 4. In accordance with ASME Y14.5M, diameters are equivalent to φx symbology.

FIGURE 1. Dimensions and configuration (U2).




Symbol		Dimen	ions		
	Inche	Inches		meters	
	Min	Max	Min	Max	
BL	.685	.695	17.40	17.65	
BW	.520	.530	13.21	13.46	
LS1	.240 B	SC	6.10) BSC	
LS2	.120 B	SC	3.05 BSC		
Q1	.035		0.89		
Q2	.050		1.27		
TH	.005	.007	0.127	0.177	
TL	.650	.675	16.52	17.14	
TW	.095	.105	2.42	2.66	
OAH		.150		3.81	
OAL	1.985	2.045	50.42	51.94	
TERM 1		Dra	in		
TERM 2		Ga	te		
TERM 3		Soul	rce		

NOTES:

- 1. Dimensions are in inches.
- 2. Millimeters are given for general information only.
- 3. The lid shall be electrically isolated from the drain, gate and source.
- 4. In accordance with ASME Y14.5M, diameters are equivalent to ϕx symbology.

FIGURE 2. Physical dimensions, U2 with leaded option (U2L).



Symbol		Dimens	sions			
	A Company of the Comp					
	Inche	es	Milli	Millimeters		
	Min	Max	Min	Max		
BL	.685	.695	17.40	17.65		
CBL	.825	.840	20.96	21.34		
CBW	.520	.535	13.21	13.59		
OAH	.174	.204	4.42	5.18		
OAL	1.109	1.144	28.17	29.06		
RH	.009	.015	0.23	0.38		
RLW1	.473	.497	12.01	12.62		
RLW2	.178	.202	4.52	5.13		
RS1	.1475 E	BSC	3.75	5 BSC		
RS2	.142	.152	3.61	3.86		
RS3	.045	.055	1.14	1.40		
RS4	.093		2.36			
SOH	.005	.015	0.13	0.38		
TERM 1	Drain					
TERM 2		Gat	e			
TERM 3		Sour	ce			

NOTES:

- 1. Dimensions are in inches.
- 2. Millimeters are given for general information only.
- 3. The lid shall be electrically isolated from the drain, gate and source.
- 4. In accordance with ASME Y14.5M, diameters are equivalent to ϕx symbology.

FIGURE 3. Physical dimensions, U2 with carrier board option (U2S).

2. APPLICABLE DOCUMENTS

2.1 <u>General</u>. The documents listed in this section are specified in sections 3 and 4 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3 and 4 of this specification, whether or not they are listed.

2.2 Government documents.

2.2.1 <u>Specifications, standards, and handbooks</u>. The following specifications, standards, and handbooks form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATIONS

MIL-PRF-19500 - Semiconductor Devices, General Specification for

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-750 - Test Methods for Semiconductor Devices

(Copies of these documents are available online at http://quicksearch.dla.mil/.)

2.3 <u>Order of precedence</u>. Unless otherwise noted herein or in the contract, in the event of a conflict between the text of this document and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 General. The individual item requirements shall be as specified in MIL-PRF-19500 and as modified herein.
- 3.2 <u>Qualification</u>. Devices furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturer's list (QML) before contract award (see 4.2 and 6.3).
- 3.3 <u>Abbreviations, symbols, and definitions</u>. Abbreviations, symbols, and definitions used herein shall be as specified in MIL-PRF-19500 and as follows.

I_{AS} Rated avalanche current, nonrepetitive nC nano Coulomb.

- * 3.4 Interface and physical dimensions. The interface and physical dimensions shall be as specified in MIL-PRF-19500 and on figure 1, figure 2 (U2L, surface mount TO-276AC with additional flat leads added) and figure 3 (U2S, surface mount TO-276AC with additional flat leads added and mounted to a carrier board) herein. Methods used for electrical isolation of the terminals shall employ materials that contain a minimum of 90 percent Al₂O₃ (ceramic).
- 3.4.1 <u>Lead finish</u>. Lead finish shall be solderable in accordance with MIL-PRF-19500, MIL-STD-750, and herein. Where a choice of lead finish is desired, it shall be specified in the acquisition document (see 6.2).
- 3.4.2 <u>Multiple chip construction</u>. Multiple chip construction is not permitted to meet the requirements of this specification.
- * 3.4.3 <u>Lead attach or Carrier package</u>. Alternations to the device shall be performed on devices that have passed all screening and QCI required per MIL-PRF-19500 and listed herein. When leads or carrier attach is added to the U2 package, as a minimum, the vendor shall perform the tests specified in 4.3.4 herein.

- * 3.5 <u>Marking</u>. Marking shall be in accordance with <u>MIL-PRF-19500</u>. At the option of the manufacturer, marking may be omitted from the body, but shall be retained on the initial container. Devices that have been altered with lead or carrier attached per the specification herein shall have the altered part number on the device or on the device packaging.
- 3.6 <u>Electrostatic discharge protection</u>. The devices covered by this specification require electrostatic discharge protection (see 3.6.1).
- 3.6.1 <u>Handling</u>. MOS devices must be handled with certain precautions to avoid damage due to the accumulation of static charge. However, the following handling practices are recommended (see 3.6).
 - a. Devices should be handled on benches with conductive handling devices.
 - b. Ground test equipment, tools and personnel handling devices.
 - c. Do not handle devices by the leads.
 - Store devices in conductive foam or carriers.
 - e. Avoid use of plastic, rubber or silk in MOS areas.
 - f. Maintain relative humidity above 50 percent if practical.
 - g. Care should be exercised during test and troubleshooting to apply not more than maximum rated voltage to any lead.
 - h. Gate must be terminated to source, R \leq 100 k Ω , whenever bias voltage is applied drain to source.
- 3.7 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in 1.3, 1.4, and table I.
 - 3.8 Electrical test requirements. The electrical test requirements shall be as specified in table I.
- 3.9 <u>Workmanship</u>. Semiconductor devices shall be processed in such a manner as to be uniform in quality and shall be free from other defects that will affect life, serviceability, or appearance.
 - 4. VERIFICATION
 - 4.1 Classification of inspections. The inspection requirements specified herein are classified as follows:
 - a. Qualification inspection (see 4.2).
 - b. Screening (see 4.3).
 - c. Conformance inspection (see 4.4 and tables I and II).

- 4.2 Qualification inspection. Qualification inspection shall be in accordance with MIL-PRF-19500 and as specified herein.
- * 4.2.1 <u>Group E qualification</u>. Group E inspection shall be performed for qualification or re-qualification only. In case qualification was awarded to a prior revision of the specification sheet that did not request the performance of table III (or table IV, as applicable) tests, the tests specified in table III (or table IV, as applicable) herein that were not performed in the prior revision shall be performed on the first inspection lot of this revision to maintain qualification.
- * 4.2.1.1 <u>Single event effects (SEE)</u>. SEE shall be performed at initial qualification and after process or design changes which may affect radiation hardness (see table III and table V). Upon qualification, manufacturers shall provide the verification test conditions from section 5 of method 1080 of MIL-STD-750 that were used to qualify the device for inclusion into section 6 of the slash sheet. End-point measurements shall be in accordance with table II. SEE characterization data shall be made available upon request of the qualifying or acquiring activity.
- * 4.2.1.2 <u>Lead or carrier attach</u>. For devices that include a lead or carrier attach package configuration qualification shall be performed in accordance with table IV herein, at initial qualification and after process or design changes.

* 4.3 <u>Screening (JANS and JANTXV)</u>. Screening shall be in accordance with table E-IV of MIL-PRF-19500, and as specified herein. The following measurements shall be made in accordance with table I herein. Devices that exceed the limits of table I herein shall not be acceptable.

Screen (see table E-IV	Maasi	urement
of MIL-PRF-19500) (1) (2)	JANS level	JANTXV levels
(3)	Gate stress test (see 4.3.1)	Gate stress test (see 4.3.1)
(3)	Method 3470 of MIL-STD-750, E _{AS} (see 4.3.2)	Method 3470 of MIL-STD-750, E _{AS} (see 4.3.2)
(3) 3c	Method 3161 of MIL-STD-750, thermal impedance, (see 4.3.3)	Method 3161 of MIL-STD-750, thermal impedance, (see 4.3.3)
9	Subgroup 2 of table I herein, IGSSF1, IGSSR1, IDSS1 as a minimum	Not applicable
10	Method 1042 of MIL-STD-750, test condition B	Method 1042 of MIL-STD-750, test condition B
11	IGSSF1, IGSSR1, IDSS1, IDS(on)1, VGS(TH)1 Subgroup 2 of table I herein $\Delta IGSSF1 = \pm 20 \text{ nA dc or } \pm 100 \text{ percent}$ of initial value, whichever is greater. $\Delta IGSSR1 = \pm 20 \text{ nA dc or } \pm 100 \text{ percent of initial}$ value, whichever is greater. $\Delta IDSS1 = \pm 10 \text{ µA dc or } \pm 100 \text{ percent of initial}$ value, whichever is greater.	IGSSF1, IGSSR1, IDSS1, rDS(on)1, VGS(TH)1 Subgroup 2 of table I herein
12	MIL-STD-750, method 1042, test condition A	MIL-STD-750, method 1042, test condition A
13	Subgroups 2 and 3 of table I herein $ \Delta I_{GSSF1} = \pm 20 \text{ nA dc or} \pm 100 \text{ percent} $ of initial value, whichever is greater. $ \Delta I_{GSSR1} = \pm 20 \text{ nA dc or} \pm 100 \text{ percent of initial} $ value, whichever is greater. $ \Delta I_{DSS1} = \pm 10 \mu\text{A dc or} \pm 100 \text{ percent of initial value, whichever is greater.} $ $ \Delta I_{DS(n)1} = \pm 20 \text{ percent of initial value} $ $ \Delta I_{GS(th)1} = \pm 20 \text{ percent of initial value} $	Subgroups 2 and 3 of table I herein $ \Delta I_{GSSF1} = \pm 20 \text{ nA dc or} \pm 100 \text{ percent} $ of initial value, whichever is greater. $ \Delta I_{GSSR1} = \pm 20 \text{ nA dc or} \pm 100 \text{ percent of initial} $ value, whichever is greater. $ \Delta I_{DSS1} = \pm 10 \mu\text{A dc or} \pm 100 \text{ percent of initial value, whichever is greater.} $ $ \Delta I_{DS(n)1} = \pm 20 \text{ percent of initial value} $ $ \Delta I_{CS(n)1} = \pm 20 \text{ percent of initial value} $

- (1) At the end of the test program, I_{GSSF1} , I_{GSSR1} , and I_{DSS1} are measured.
- * (2) An out-of-family program to characterize I_{GSSF1} , I_{GSSR1} , I_{DSS1} , $V_{GS(th)1}$, and $r_{DS(on)1}$ shall be invoked.
- * (3) Shall be performed anytime after temperature cycling, screen 3a; JANTXV level does not need to be repeated in screening requirements.

- 4.3.1 Gate stress test. Apply $V_{GS} = 24 \text{ V}$, minimum for $t = 250 \mu\text{S}$, minimum.
- 4.3.2 Single pulse avalanche energy (E_{AS}).
 - Peak current | I_{AS} = I_{D1}.
 - Inductance $L = \left[\frac{2E_{AS}}{\left(I_{DI}\right)^2}\right] \left[\frac{V_{BR} V_{DD}}{V_{BR}}\right]$ mH minimum. b.
 - c.
 - Supply voltage V_{DD} = 25 V dc, except V_{DD} = 50 V dc for d.
 - e.
 - f. Gate voltage $V_{GS} = 12 \text{ V dc.}$
 - Number of pulses to be applied...... 1 pulse minimum.
- * 4.3.3 Thermal impedance. The thermal impedance measurements shall be performed in accordance with method 3161 of MIL-STD-750 using the guidelines in that method for determining I_M, I_H, t_{BW}, (and V_H where appropriate). See table III, group E, subgroup 4 herein.
- * 4.3.4 Lead or carrier attach screening (All quality levels). All surface mount devices with added leads or carrier boards shall be screened as specified herein.

Screen	MIL-STD-750 Method	Conditions
1. Hermetic Seal 1/	1071	
a. Fine Leak b. Gross Leak		
2. Thermal Response (see 4.3.3)	3161	Read and Record.
A2 dc Electrical 2/3/		
3. X-Radiography	2076	The solder material coverage at the package lead pad/SMD carrier sub interfaces shall be 85% minimum
4. External Visual Examination	2071	Cracks or separation of materials shall not be evident on any device after the SMD lead attach assembly operation. Pad and Isolation areas shall be free from foreign matter and extraneous solder. Solder filet coverage at the lead/package lead pad interfaces, along all visible sides, minimum of 75% solder fillet coverage.
5a. Physical dimensions	2066	6 piece sample, each device shall meet the requirements specified on figure 2 and 3.
5b. Terminal Strength	2036	3 piece sample.

- 1/ Evaluation of surface sorption in accordance with method 1071 shall be performed.
- 2/ Only DC electrical test specified herein.
 3/ When lead carrier bend is requested, the electrical test is performed prior to the bend process

- 4.4 <u>Conformance inspection</u>. Conformance inspection shall be in accordance with MIL-PRF-19500. Alternate flow is allowed for conformance inspection in accordance with figure 4 of MIL-PRF-19500.
- 4.4.1 <u>Group A inspection</u>. Group A inspection shall be conducted in accordance with table E-V of <u>MIL-PRF-19500</u> and table I herein.
- * 4.4.2 <u>Group B inspection</u>. Group B inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-VIA (JANS) and table E-VIB (JANTXV) of MIL-PRF-19500, and as follows.
- * 4.4.2.1 Quality level JANS, table E-VIA of MIL-PRF-19500.

Sub	ogroup	Method	Condition
	В3	1051	Test condition G, 100 cycles.
	В3	2077	SEM.
*	B4	1042	Intermittent operation life, condition D. No heat sink or forced-air cooling on the device shall be permitted during the on cycle. $t_{\text{on}} = 30$ seconds minimum.
	B5	1042	Accelerated steady-state gate bias, condition B, V_{GS} = rated; T_A = +175°C, t = 24 hours minimum; or T_A = +150°C, t = 48 hours minimum.
	B5	1042	Accelerated steady-state reverse bias, condition A, V_{DS} = rated; T_A = +175°C, t = 120 hours minimum; or T_A = +150°C, t = 240 hours minimum.
	B5	2037	Bond strength, test condition A.

* 4.4.2.2 Quality level JANTXV, table E-VIB of MIL-PRF-19500.

	<u>Subgroup</u>	<u>Method</u>	<u>Condition</u>
	B2	1051	Test condition G, 25 cycles.
*	В3	1042	Intermittent operation life, condition D. No heat sink or forced-air cooling on the device shall be permitted during the on cycle. t_{on} = 30 seconds minimum.
	B5 and B6		Not applicable.

* 4.4.3 <u>Group C inspection</u>. Group C inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-VII of MIL-PRF-19500 and as follows.

	<u>Subgroup</u>	<u>Method</u>	Condition
	C2	2036	Terminal strength is not applicable.
	C5	3161	Thermal resistance, see 4.3.3.
i	* C6	1042	Intermittent operation life, condition D. No heat sink or forced-air cooling on the device shall be permitted during the on cycle. $t_{on} = 30$ seconds minimum.

- 4.4.4 <u>Group D inspection</u>. Group D inspection shall be conducted in accordance with table E-VIII of MIL-PRF-19500 and table II herein.
- * 4.4.5 <u>Group E inspection</u>. Group E inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-IX of MIL-PRF-19500 and as specified in table III and IV herein.
 - 4.5 Methods of inspection. Methods of inspection shall be as specified in the appropriate tables and as follows.
- 4.5.1 <u>Pulse measurements</u>. Conditions for pulse measurement shall be as specified in section 4 of MIL-STD-750.

TABLE I. Group A inspection.

Inspection 1/		MIL-STD-750	Symbol	Li	mits	Unit
	Method	Condition		Min	Max	
Subgroup 1						
Visual and mechanical inspection	2071					
Subgroup 2						
Thermal impedance 2/	3161	See 4.3.3	Z _{θJC}			°C/W
Breakdown voltage drain to source	3407	$V_{GS} = 0$, $I_D = 1$ mA dc, bias condition C	V _{(BR)DSS}			
2N7468U2, U2L, U2S 2N7469U2, U2L, U2S		side condition o		60 100		V dc V dc
Gate to source voltage (threshold)	3403	$\begin{split} V_{DS} &\geq V_{GS}, \\ I_D &= 1 \text{ mA dc} \end{split}$	V _{GS(TH)1}	2.0	4.0	V dc
Gate current	3411	$V_{GS} = +20 \text{ V dc}$, bias condition C, $V_{DS} = 0$	I _{GSSF1}		+100	nA dc
Gate current	3411	$V_{GS} = -20 \text{ V dc}$, bias condition C, $V_{DS} = 0$	I _{GSSR1}		-100	nA dc
Drain current	3413	$V_{GS} = 0$, bias condition C, $V_{DS} = 80$ percent of rated V_{DS} ,	I _{DSS1}		10	μA dc
Static drain to source on-state resistance	3421	$V_{GS} = 12 \text{ V dc}$, condition A, pulsed (see 4.5.1), $I_D = I_{D2}$	r _{DS(ON)1}			
2N7468U2, U2L, U2S 2N7469U2, U2L, U2S		pulsed (See 4.3.1), ID - ID2			0.0056 0.012	Ω Ω
Forward voltage	4011	$V_{GS} = 0$, condition A, pulsed (see 4.5.1), $I_D = I_{D2}$	V_{SD}			
2N7468U2, U2L, U2S 2N7469U2, U2L, U2S					1.3 1.2	V dc V dc

See footnotes at end of table.

MIL-PRF-19500/673C

TABLE I. Group A inspection – Continued.

Inspection <u>1</u> /		MIL-STD-750	Symbol	Lin	mits	Unit
	Method	Condition		Min	Max	
Subgroup 3						
High temperature operation		$T_C = T_J = +125^{\circ}C$				
Gate current	3411	$V_{GS} = \pm 20 \text{ V dc}$, bias condition C, $V_{DS} = 0$	I _{GSS2}		±200	nA dc
Drain current	3413	V_{GS} = 0, bias condition C, V_{DS} = 80 percent of rated V_{DS}	I _{DSS2}		25	μA dc
Static drain to source on-state resistance 2N7468U2, U2L, U2S 2N7469U2, U2L, U2S	3421	V_{GS} = 12 V dc, condition A, pulsed (see 4.5.1), I_D = I_{D2}	rds(on)3		0.011 0.020	ΩΩ
Gate to source voltage (threshold)	3403	$V_{DS} \ge V_{GS}$, $I_D = 1$ mA dc	V _{GS(TH)2}	1.0		V dc
Low temperature operation		$T_C = T_J = -55^{\circ}C$				
Gate to source voltage (threshold)	3403	$V_{DS} \geq V_{GS(TH)3}, \ I_D = 1 \ mA \ dc$	V _{GS(TH)3}		5.0	V dc
Subgroup 4 Forward transconductance 2N7468U2, U2L, U2S 2N7469U2, U2L, U2S	3475	$I_D = I_{D2}$, $V_{DD} = 15 \text{ V dc}$ (see 4.5.1)	G FS	45 42		S S
Switching time test	3472	I_D = 45 A, V_{GS} = 12 V dc, R_G = 2.35 Ω , V_{DD} = 50 percent of rated V_{DS}				
Turn-on delay time 2N7468U2, U2L, U2S 2N7469U2, U2L, U2S			t _{D(on)}		35 35	ns ns
Rise time 2N7468U2, U2L, U2S 2N7469U2, U2L, U2S			tr		125 125	ns ns
Turn-off delay time 2N7468U2, U2L, U2S 2N7469U2, U2L, U2S			t _{D(off)}		60 75	ns ns
Fall time 2N7468U2, U2L, U2S 2N7469U2, U2L, U2S			t _f		50 50	ns ns

2N7469U2, U2L, U2S | See footnotes at end of table.

TABLE I. Group A inspection - Continued.

Inspection 1/	MIL-STD-750		Symbol	Limits		Unit
	Method	Condition		Min	Max	
Subgroup 5						
Safe operating area test (high voltage)	3474	See figure 4 and 5 $t_p = 10$ ms min. $V_{DS} = 80$ percent of max. rated V_{DS}				
Electrical measurements		See table I, subgroup 2				
Subgroup 6						
Not applicable						
Subgroup 7						
Gate charge	3471	Condition B, $I_D = 45$ A, $V_{GS} = 12$ V dc, $V_{DD} = 50$ percent of rated V_{DS}				
On-state gate charge 2N7468U2, U2L, U2S 2N7469U2, U2L, U2S		V D5	$Q_{G(ON)}$		165 160	nC nC
Gate to source charge 2N7468U2, U2L, U2S 2N7469U2, U2L, U2S			Q_GS		55 55	nC nC
Gate to drain charge 2N7468U2, U2L, U2S 2N7469U2, U2L, U2S			Q_GD		65 65	nC nC
Reverse recovery time	3473	$di/dt = -100 \text{ A/}\mu\text{s}, V_{DD} \le 50 \text{ V},$	t _{rr}			
2N7468U2, U2L, U2S 2N7469U2, U2L, U2S		I _D = 45 A.			200 300	ns ns

^{1/} For sampling plan, see MIL-PRF-19500.
2/ This test required for the following end-point measurements only:
Group B, subgroups 2 and 3 (JANTXV).
Group B, subgroups 3 and 4 (JANS).
Group C, subgroup 2 and 6.
Group E, subgroup 1.

TABLE II. Group D inspection.

Inspection		MIL-STD-750	Symbol	Pre-irradiation limits		Post-irradiation limits				Unit
<u>1/ 2/ 3</u> /				R, F, G and H		R, F and G		H <u>4</u> /		
	Method	Conditions		Min	Max	Min	Max	Min	Max	
Subgroup 1										
Not applicable										
Subgroup 2		T _C = + 25°C								
Steady-state total dose irradiation (V _{GS} bias) <u>5</u> /	1019	$V_{GS} = 12 \text{ V};$ $V_{DS} = 0$								
Steady-state total dose irradiation (V _{DS} bias) <u>5</u> /	1019	$V_{GS} = 0;$ $V_{DS} = 80$ percent of rated V_{DS} (pre-irradiation)								
End-point electricals										
Breakdown voltage, drain to source	3407	$V_{GS} = 0$; $I_D = 1$ mA; bias condition C	$V_{(BR)DSS}$							
2N7468U2, U2L, U2S 2N7469U2, U2L, U2S				60 100		60 100		60 100		V dc V dc
Gate to source voltage (threshold) 2N7468U2, U2L, U2S	3403	$V_{DS} \ge V_{GS}$ $I_D = 1 \text{ mA}$	$V_{GS(th)1}$	2.0	4.0	2.0	4.0	1.5	4.0	V dc
2N7469U2, U2L, U2S				2.0	4.0	2.0	4.0 4.0	1.5 1.5	4.0 4.0	V dc V dc
Gate current	3411	$V_{GS} = +20 \text{ V}; V_{DS} = 0$ bias condition C	I _{GSSF1}		100		100		100	nA dc
Gate current	3411	$V_{GS} = -20 \text{ V}; V_{DS} = 0$ bias condition C	I _{GSSR1}		-100		-100		-100	nA dc
Drain current	3413	$V_{GS} = 0$ $V_{DS} = 80$ percent of rated V_{DS} (pre-irradiation); bias condition C	I _{DSS}		10		10		25	μA dc
Static drain to source on-state voltage	3405	$V_{GS} = 12 \text{ V}; I_D = 45 \text{ A},$ condition A; pulsed (see 4.5.1)	V _{DS(on)}							
2N7468U2, U2L, U2S		puised (see 4.5.1)			0.275		0.275		0.320	V dc
2N7469U2, U2L, U2S					0.585		0.585		0.630	V dc
Forward voltage source drain diode	4011	$V_{GS} = 0$; $I_D = 45 \text{ A}$, bias condition A	V_{SD}		3.003		3.003		3.000	
2N7468U2, U2L, U2S		2.23 condition /			1.3		1.3		1.3	V dc
2N7469U2, U2L, U2S					1.2		1.2		1.2	V dc

^{1/} For sampling plan see MIL-PRF-19500.

Group D qualification may be performed prior to lot formation. Wafers qualified to these group D QCI requirements may be used for any other specification sheets utilizing the same die design.

^{3/} At the manufacturer's option, group D samples need not be subjected to the screening tests, and may be assembled in it's qualified package or in any qualified package that the manufacturer has data to correlate the performance to the designated package.

^{4/} The H designation represents devices which pass endpoints at all 100K, 300K and 600K rads (Si).

^{5/} Separate samples shall be pulled for each bias.

TABLE III. Group E inspection (all quality levels) for qualification or re-qualification only.

Inspection		MIL-STD-750	Qualification and
	Method	Conditions	large lot quality conformance inspection
Subgroup 1			45 devices c = 0
Temperature cycling	1051	Test condition G, 500 cycles	0 = 0
Hermetic seal Fine leak Gross leak	1071		
Electrical measurements		Table I, subgroup 2 herein.	
Subgroup 2 1/			45 devices c = 0
Steady-state gate bias	1042	Condition B, 1,000 hours.	C = 0
Electrical measurements		Table I, subgroup 2 herein.	
Steady-state reverse bias	1042	Condition A, 1,000 hours.	
Electrical measurements		Table I, subgroup 2 herein.	
Subgroup 4			Sample size N/A
Thermal impedance curves		See MIL-PRF-19500.	IW/A
Subgroup 5			
Not applicable			
Subgroup 10			22 devices c = 0
Commutating diode for safe operating area test procedure for measuring dv/dt during reverse recovery of power MOSFET transistors or insulated gate bipolar transistors	3476	Test conditions shall be derived by the manufacturer	C = U
Subgroup 11			3 devices
SEE <u>2</u> / <u>3</u> /	1080	See MIL-STD-750 method 1080 and 6.2.	

 $[\]underline{1}$ / A separate sample for each test shall be pulled.

^{2/} Group E qualification of SEE effect testing may be performed prior to lot formation. Qualification may be extended to other specification sheets utilizing the same structurally identical die design.

^{3/} Device qualification to a higher level LET is sufficient to qualify all lower level LETs.

TABLE IV. Lead alternation Qualification inspection requirements.

Inspections 1/		MIL-STD-750	Sample size	
inspections 1/	Method Conditions			
Subgroup 1			6 devices, c = 0	
Temperature cycle	1051	100 Temp cycles, test condition G or maximum storage temperature.		
Hermetic seal	1071	tomporatore.		
Fine leak Gross leak				
A2 dc electrical		Read and record.		
Thermal response	3161			
External visual examination	2071	Cracks or separation of materials shall not be evident on test samples.		
Subgroup 2			6 devices,	
Intermittent operating life	1042	Condition D; 6,000 cycles.	c = 0	
A2 dc electrical		Read and record.		
Thermal response	3161			
External visual examination	2071	Cracks or separation of materials shall not be evident on test samples.		
Subgroup 3			6 devices, c = 0	
Terminal strength	2036	Tension; Condition A 10lbs for 10 seconds Fatigue; Condition E 3 arcs of 90 +/_5 degrees each 8.0 oz.	C = 0	
A2 dc electrical		Read and record.		
External visual examination	2071	Cracks or separation of materials shall not be evident on test samples.		

^{1/} Qualification samples performed on non-formed leaded devices.





FIGURE 4. Thermal response curve.

2N7468U2, U2L, U2S



2N7469U2, U2L, U2S






FIGURE 5. Maximum drain current versus case temperature graphs.



2N7468U2, U2L, U2S

FIGURE 6. Safe operating area graph.



2N7469U2, U2L, U2S

FIGURE 7. Safe operating area graph.

5. PACKAGING


5.1 <u>Packaging</u>. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When packaging of materiel is to be performed by DoD or in-house contractor personnel, these personnel need to contact the responsible packaging activity to ascertain packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activities within the Military Service or Defense Agency, or within the Military Service's system commands. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory. The notes specified in MIL-PRF-19500 are applicable to this specification.)

- 6.1 <u>Intended use</u>. Semiconductors conforming to this specification are intended for original equipment design applications and logistic support of existing equipment.
- * 6.2 Acquisition requirements. Acquisition documents should specify the following:
 - a. Title, number, and date of this specification.
 - b. Packaging requirements (see 5.1).
 - Terminal material and finish (see 3.4.1).
 - d. Product assurance level and type designator.
- * e. For acquisition of RHA designated devices, table II, subgroup 1 testing of group D herein is optional. If subgroup 1 is desired, it should be specified in the contract.
- * f. If specific SEE characterization conditions are desired (see section 6.7 and table V), manufacturer's cage code should be specified in the contract or order.
- * g. If SEE testing data is desired, it should be specified in the contract or order.
- * h. If the leaded or carrier board configuration is desired for U2 suffix devices (see 3.4.3), it should be specified in the contract. For acquisition of U2 suffix devices, the default configuration is delivered without the carrier board.
- 6.3 Qualification. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List (QML 19500) whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from DLA Land and Maritime, ATTN: VQE, P.O. Box 3990, Columbus, OH 43218-3990 or e-mail vqe.chief@dla.mil. An online listing of products qualified to this specification may be found in the Qualified Products Database (QPD) at https://assist.dla.mil.

* 6.4 PIN construction example. The PINs for encapsulated devices are constructed using the following form.



* 6.5 List of PINs. The following is a list of possible PINs available on this specification sheet.

PINs for devices of the "TXV" quality level	PINs for devices of the "TXV" quality level with RHA (1)	PINs for devices of the "S" quality level	PINs for devices of the "S" quality level with RHA (1)
JANTXV2N7468U2	JANTXV#2N7468U2	JANS2N7468U2	JANS#2N7468U2
JANTXV2N7468U2L	JANTXV#2N7468U2L	JANS2N7468U2L	JANS#2N7468U2L
JANTXV2N7468U2S	JANTXV#2N7468U2S	JANS2N7468U2S	JANS#2N7468U2S
JANTXV2N7469U2	JANTXV#2N7469U2	JANS2N7469U2	JANS#2N7469U2
JANTXV2N7469U2L	JANTXV#2N7469U2L	JANS2N7469U2L	JANS#2N7469U2L
JANTXV2N7469U2S	JANTXV#2N7469U2S	JANS2N7469U2S	JANS#2N7469U2S

- (1) The number sign (#) represents one of four RHA designators available (R, F, G, or H).
- 6.6 <u>Substitution information</u>. The following table shows the generic P/N and its associated military P/N (without JAN and RHA prefix).

Generic P/N	Military P/N
IRHNA57064	2N7468U2
IRHNA57160	2N7469U2

^{* 6.7} Application data.

^{* 6.7.1} Manufacturer specific irradiation data. Each manufacturer qualified to this slash sheet has characterized its devices to the requirements of MIL-STD-750 method 1080 and as specified herein. Since each manufacturer's characterization conditions can be different and can vary by the version of method 1080 qualified to, the MIL-STD-750 method 1080 revision version date and conditions used by each manufacturer for characterization have been listed here (see table V) for information only. SEE conditions and figures listed in section 6 are current as of the date of this specification sheet, please contact the manufacturer for the most recent conditions.

TABLE V. Manufacturers characterization conditions.


			MIL-STD-750	Sample
Manufactures cage	Inspection	Method	Conditions	plan
69210 (Applicable to devices with a date code of 21 August 2012 and	SEE <u>1</u> /	1080	See MIL-STD-750E method 1080.0 dated 20 November 2006. See figure 8	
older)	Electrical measurements		I _{GSSF1} , I _{GSSR1} , and I _{DSS1} in accordance with table I, subgroup 2	3 devices
	SEE irradiation:		Fluence = 3E5 ±20 percent ions/cm ² Flux = 2E3 to 2E4 ions/cm ² /sec, temperature = 25° ±5 °C	
	2N7468U2, U2L, U2S		Surface LET = $38 \text{ MeV-cm}^2/\text{mg} \pm 5\%$, range = $38 \mu\text{m} \pm 7.5\%$, energy = $300 \text{MeV} \pm 7.5\%$ In-situ bias conditions: $V_{DS} = 60 \text{V}$ and $V_{GS} = -15 \text{V}$ $V_{DS} = 30 \text{V}$ and $V_{GS} = -20 \text{V}$ (nominal 3.86MeV/Nucleon at Brookhaven National Lab Accelerator)	
	2N7469U2, U2L, U2S		In-situ bias conditions: V_{DS} =100 V and V_{GS} = -20 V (nominal 3.86 MeV/nucleon at Brookhaven National Lab Accelerator)	
	2N7468U2, U2L, U2S		Surface LET = 61 MeV-cm ² /mg \pm 5%, range = 31 µm \pm 0%, energy = 330 MeV \pm 7.5% In-situ bias conditions: V _{DS} = 46 V and V _{GS} = -5 V V _{DS} = 30 V and V _{GS} = -10 V V _{DS} = 25 V and V _{GS} = -15 V V _{DS} = 15 V and V _{GS} = -20 V	
	2N7469U2, U2L, U2S		(nominal 2.92 MeV/nucleon at Brookhaven National Lab Accelerator) In-situ bias conditions: $V_{DS} = 100 \text{ V}$ and $V_{GS} = -10 \text{ V}$ $V_{DS} = 35 \text{ V} \text{ and } V_{GS} = -15 \text{ V}$ $V_{DS} = 25 \text{ V} \text{ and } V_{GS} = -20 \text{ V}$ (nominal 2.92 MeV/nucleon at Brookhaven National Lab Accelerator)	

See footnotes at end of table.


TABLE V. Manufacturers characterization conditions - Continued.

Manufactura		MIL-STD-750		
Manufactures cage	Inspection	Method	Conditions	plan
	2N7468U2, U2L, U2S 2N7469U2, U2L, U2S Electrical measurements		Surface LET = 84 MeV-cm²/mg \pm 5%, range = 28 µm \pm 7.5%, energy = 350 MeV \pm 7.5% In-situ bias conditions: V _{DS} = 35 V and V _{GS} = -5 V V _{DS} = 25 V and V _{GS} = -10 V V _{DS} = 15 V and V _{GS} = -15 V V _{DS} = 10 V and V _{GS} = -20 V (nominal 1.98 MeV/nucleon at Brookhaven National Lab Accelerator) In-situ bias conditions: V _{DS} = 100 V and V _{GS} = -8 V V _{DS} = 80 V and V _{GS} = -10 V V _{DS} = 25 V and V _{GS} = -15 V (nominal 1.98 MeV/nucleon at Brookhaven National Lab Accelerator) I _{GSSF1} , I _{GSSR1} , and I _{DSS1} in accordance with table I, subgroup 2	
Upon qu table.	alification, all ma	nufacture	rs should provide the verification test conditions to be added to the	nis

^{1/} I_{GSSF1}, I_{GSSR1}, and I_{DSS1} was examined before and following SEE irradiation to determine acceptability for each bias condition. Other test conditions in accordance with table I, subgroup 2, may be performed at the manufacturer's option.



2N7468U2, U2L, U2S



2N7469U2, U2L, U2S

FIGURE 8. Typical SEE safe operating area graphs.

- * 6.8 <u>Request for new types and configurations</u>. Requests for new device types or configurations for inclusions in this specification sheet should be submitted to: DLA Land and Maritime, ATTN: VAC, Post Office Box 3990, Columbus, OH 43218–3990 or by electronic mail at <u>Semiconductor@.dla.mil</u> or by facsimile (614) 693-1642 or DSN 850-6939.
- 6.9 <u>Changes from previous issue</u>. The margins of this specification are marked with asterisks to indicate where changes from the previous issue were made. This was done as a convenience only and the Government assumes no liability whatsoever for any inaccuracies in these notations. Bidders and contractors are cautioned to evaluate the requirements of this document based on the entire content irrespective of the marginal notations and relationship to the last previous issue.

Custodians:

Army - CR Navy - EC Air Force - 85 NASA - NA DLA - CC Preparing activity: DLA - CC

(Project 5961-2016-053)

Review activities:

Army - MI Air Force - 71, 99

* NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using the ASSIST Online database at https://assist.dla.mil.